# PCT

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:		(11) International Publication Number:	WO 00/30159
H01L 21/00, 21/461, 21/4763, B24B 1/00, 7/24, 7/00	A1	(43) International Publication Date:	25 May 2000 (25.05.00)
(21) International Application Number: PCT/USS (22) International Filing Date: 17 November 1999 (1)		CH, CY, DE, DK, ES, FI, FR	
(30) Priority Data: 60/108,936 18 November 1998 (18.11.98) (71) Applicant: RODEL HOLDINGS, INC. [US/US]; Sur 1105 North Market Street, Wilmington, DE 19899	ite 130	Before the expiration of the t claims and to be republished i	ime limit for amending the
(72) Inventors: PIERCE, Keith, G.; Apartment 250, 34: Lake Road, Colorado Springs, CO 80906 (US). GLOIS, Elizabeth, A.; 413 Christina Mill Drive, DE 19711 (US). GETTMAN, David; 3909 C Meadows, Bear, DE 19701 (US). SACHAN, Vi Brook Run, Hockessin, DE 19707 (US). BURK A.; 104 Interlachen Court, Avondale, PA 19311 (US).	LAN Newar hristian kas; 12 E, Pete	- s, a 1	
(74) Agent: BENSON, Kenneth, A.; Rodel Holdings, In 1300, 1105 North Market Street, Wilmington, D (US).			*

(54) Title: METHOD TO DECREASE DISHING RATE DURING CMP IN METAL SEMICONDUCTOR STRUCTURES

#### (57) Abstract

A method for reducing the rate of dishing or erosion of composite semiconductor structures containing at least two different films is provided. Most preferably, the structure consists of a metal layer, a dielectric layer, and a barrier layer. The method comprise planarizing a composite semiconductor structure with a polishing slurry and a polishing pad having a planarizing surface. By minimizing the roughness of the planarizing surface on the polishing pad, the rate of increase of the dishing or erosion of the remaining structure is decreased. In the preferred embodiment, the rate of dishing of a copper film is decreased with respect to tantalum and silicon dioxide films through the use of polishing pads exhibiting low levels of surface roughness.

# FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD ·	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	T.J	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	•
BJ	Benin	Œ	Ireland	MN	Mongolia	. UA	Trinidad and Tobago Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	
BY	Belarus	IS	Iceland .	. MW	Malawi	US	Uganda
CA	Canada	IT	Italy	MX	Mexico	UZ	United States of America Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZŴ	Yugoslavia
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand	244	Zimbabwe
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal	•	
CU	Cuba	KZ -	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		•
EE	Estonia	LR	Liberia	SG	Sweden Singapore		

WO 00/30159 PCT/US99/27225

# METHOD TO DECREASE DISHING RATE DURING CMP IN METAL SEMICONDUCTOR STRUCTURES

This application claims the benefit of Provisional Patent Application Serial No. 60/108,936 filed on November 18, 1998.

## BACKGROUND OF THE INVENTION

Field of the Invention

10

15

20

25

The invention described in this patent pertains to the polishing and planarization of semiconductor structures by chemical-mechanical planarization (CMP), particularly those structures containing a metal, a barrier layer, and an insulating layer.

## **Prior Art**

Chemical/Mechanical Planarization (or polishing), or CMP, is a powerful technology that has been instrumental in the semiconductor industry to enable the removal/planarization of thin films during the production of integrated circuits. Initial applications of this technology focused on the planarization of dielectric films such as SiO<sub>2</sub>. However, as CMP becomes more widely adopted, the technology is being applied to more varied and complex structures: for example, the polishing of metal interconnect structures is becoming more widely accepted.

25

One type of structure that is increasingly more common involves inlaid metallic lines, sometimes referred to as damascene, or dual damascene, structures. The most common of these structures involves a metal conducting structure (typically composed of tungsten, aluminum, or copper) patterned into a dielectric film, typically composed of SiO<sub>2</sub>. A barrier layer (typically composed of Ta, TaN, Ti, or TiN) exists between the metal and dielectric layers to inhibit migration of the metal film into the dielectric. When planarizing structures comprised of different film layers using CMP, it is desirable for the final structure to exhibit coplanarity with respect to each film. In the structure described above, the preferential removal of the metal layer with respect to the barrier or dielectric layer is typically referred to as "dishing" or "recess". Conversely, preferential removal of the dielectric layer with respect to it's initial film thickness or the metal layer is typically referred to as "erosion" or "oxide thinning".

One characteristic of the polishing process that can contribute to the unequal removal of different films within a semiconductor structure is the polishing slurry. Slurries containing different additives and abrasives, or exhibiting different chemical properties (i.e., pH), polish various films at different rates. For example, if a slurry removes the metal interconnect material faster than the dielectric material, the dishing or recess of the metal structure is possibly increased as a result. Additionally, the polishing process parameters (e.g., wafer downforce, platen rotational speed) can also have a strong influence on the final state of the semiconductor structure.

The effect of pad characteristics on the quality of a polishing process has also received a significant amount of attention. A number of different aspects of a pad have been specified as critical to produce a satisfactory semiconductor structure using CMP. For example, the elastic properties of a pad are known to be important to the planarization efficiency during CMP processes. Breivogel in U.S. Patent 5,212,910 present a composite pad structure made-up of three different materials that improves the ability of the pad to conform to the uneven surface of the film being polished. The chemical composition, structure, and make-up of pads used for polishing have also received much attention. Various pad structures have been specified, including urethane impregnated felts (U.S. Patent 4,927,432), polymeric materials with impregnated void spaces (U.S. Patent 5,578,362) and solid polymeric materials (U.S. Patent 5,489,233).

15

20

25

One facet of polishing that has received little attention is the relationship of pad roughness to dishing, recess, and erosion of semiconductor structures. It is widely acknowledged that the texturing of the polishing pad is often necessary to achieve an adequate removal rate of the thin film being polished. In practice, this is typically done by continuously or semi-continuously abrading the surface of the pad during polishing. U.S. Patent 5,489,233 describes this as "microtexture which is produced by abrasion by a multiplicity of small abrasive points at a regular selected interval during the use of the pad". Typically, a diamond wheel is used as a source of "small abrasive points". However, the necessity of microtexture is described not in terms of pad roughness, but in terms of the

size of small flow channels in the pad, which are preferably "randomly oriented straight lines or grooves of randomly varying widths and depths".

Additionally, no relationship to polishing performance is specified.

U.S. Patent 5,932,486 describes the roughness of the surface of pads used for chemical-mechanical polishing (CMP). It was determined that some pad surface roughness (about 0.1 microns) is necessary in CMP to obtain sufficient removal rates from the surface of semiconductor wafers.

10

15

20

## SUMMARY OF THE INVENTION

A method is provided for polishing a composite semiconductor structure containing at least two different thin films, with the associated thin films exhibiting different removal rates. More preferably, a conducting metal interconnect layer, an insulating dielectric layer, and a barrier layer between the two: most preferably, a copper metal layer, a silicon dioxide dielectric layer, and a barrier layer of tantalum. The method comprises a polishing slurry that facilitates removal of at least one film preferentially with respect to the other films in said structure and a polishing pad containing a planarizing surface. By minimizing the roughness of the planarizing surface on the polishing pad, wherein the polishing pad has a planarizing surface with an average roughness less than 6 microns, and a root-mean square roughness less than 7 microns, the rate of dishing or erosion of the remaining structure is decreased. More preferably the pad has a planarizing surface with an average roughness less

15

20

than 4 microns, and a root-mean square roughness less than 5 microns. Even more preferably the polishing pad has a planarizing surface with an average roughness less than 2 microns, and a root-mean square roughness less than 2 microns. Most preferably the polishing pad has a planarizing surface with an average roughness less than 1 micron, and a root-mean square roughness less than 1 micron.

The method of this invention comprises contacting the substrate, which is comprised of at least two different materials, one of which is preferentially removed with respect to the other, with a polishing pad comprising a planarizing surface having an average roughness less than 6 microns, and a root-mean square roughness less than 7 microns, and effecting movement of the substrate and the planarizing surface relative to each other in the presence of a polishing composition that facilitates the removal of one of the materials at a faster rate than the other material.

Another aspect of the present invention is a polishing pad useful in chemical-mechanical polishing comprising a planarizing surface having an average roughness less than 6 microns, and a root-mean square roughness less than 7 microns.

# DESCRIPTION OF THE PREFERRED EMBODIMENTS

It has been found that a critical attribute of a polishing process used
in the planarization of complex semiconductor structures is the surface
roughness of the pad. In many CMP applications, it is desired to planarize

a structure containing films of two or more different materials. For example, a Cu interconnect structure contains barrier films of Ta or TaN, as well as an underlying dielectric film, typically SiO<sub>2</sub>. To achieve a favorable final structure, it is desirable to have the Cu and SiO<sub>2</sub> films to be coplanar. One method to achieve this goal is to polish with slurries that have higher removal rates of Cu films with respect to the removal rates for either the barrier film (Ta or TaN) or the dielectric film (SiO<sub>2</sub>).

However, even with slurries that exhibit high selectivities, it is common to remove some of the Cu layer below the plane of either the barrier layer or the dielectric layer. One possible cause of this phenomena is uncontrolled chemical etching by the polishing slurry. If the rate of removal of the film in question (i.e., Cu) is significant when no mechanical action is present, then regions of the semiconductor structure which are not in contact with the polishing surface will still exhibit removal. Therefore, it is desirable to design polishing slurries which demonstrate low static etch or corrosion potential with respect to the Cu (or metal) film. Another possible mechanism for the dishing of metal structures is pad deformation into the metal feature. If the removal rate of the surrounding dielectric film is low, these regions could act as a support to the polishing pad, allowing it to elastically deform into the metal structure and remove additional material. However, on the scale of features of concern in semiconductor structures (<1 micron to ~ 100 microns), it seems unlikely that this mechanism would contribute significantly.

10

15

20

In this patent, we have determined another source of dishing/erosion in CMP processes, namely the roughness of the polishing pad being used. In the structures described above, it has been found that the rate of dishing of a structure increases as the level of roughness of the polishing pad increases. This observation is consistent with a pad-asperity mechanism for polishing. In this model, the applied polishing load is transmitted to the piece being polished through individual asperities on the pad surface, therefore locally increasing the pressure associated with polishing. During the polishing of a patterned semiconductor structure, because of the difference in surface height of the polishing pad, the asperities can also extend into the metal feature, inducing dishing by contacting the recessed areas. The larger the size of the asperity, manifested as a rougher polishing surface, the more efficient the feature is at reaching into the recessed region, hence, the faster the rate of dishing of the metal line.

15

25

10

To quantify pad roughness, we have employed a stylus profilometer and measured average (Ra) and root mean square (Rq) roughness.

Average roughness is defined as the average of the absolute values of the surface height variations measured from the mean surface level. Rootmean square roughness is defined as the square root of the mean value of the squares of the distances of the points from the mean surface level (Bennett and Mattsson, "Introduction to Surface Roughness and Scattering", Optical Society of America, Washington, DC, 1989, pp38-39). Any suitable technique for measuring surface roughness or the size of surface asperities could be employed: these include, but are not limited to, differential interference contrast microscopy, electron microscopy, atomic

force microscopy, scanning tunneling microscopy, and optical interferometry. Also, while average and root mean square roughness are commonly used measures of roughness, any parameter or appropriate surface statistic suitable to indicate the level of surface roughness could be used: these include, but are not limited to, peak-to-valley measurements, ten-point height, root-mean-square slope, parameters associated with surface height distribution functions, such as skewness and kurtosis, surface spatial wavelength, and parameters associated with the power-spectral-density function.

10

20

25

As described above, one typical semiconductor structure that could be polished using this method is comprised of a metal interconnect layer of copper, a barrier layer of tantalum, and a dielectric layer of silicon dioxide. With this structure, the method described above could be applied in at least two separate points in the structure. First, when using a slurry that has a high selectivity to copper vs. tantalum and silicon dioxide, at the point where the copper overburden is removed and the tantalum barrier layer is reached, this method can be applied to reduce the rate of dishing of the copper metalization structure (this case is covered in the examples below). Additionally, when using a slurry that has a high selectivity of copper and tantalum to silicon dioxide, at the point where the copper and tantalum overburden is removed and the silicon dioxide dielectric is reached, this method can also be applied to reduce the rate of dishing of the copper structure. However, it should be noted that this method is applicable to any semiconductor structure comprised of two or more materials where one is preferentially removed with respect to the other

WO 00/30159 PCT/US99/27225

Ç

during polishing. Also, it should be noted that this method is applicable in the case of multiple films when one film is preferentially removed with respect to numerous other films, or when numerous films are preferentially removed with respect to at least one other film.

5

10

It should also be noted that this method applies to *in situ* preferential removal of films in a semiconductor structure. For example, in a structure where the removal rates of a metal and the surrounding barrier metal are roughly equal, dishing of the metal may also be observed due to other effects in the polishing process (i.e., pattern density effects, galvanic effects, etc.). In the most general embodiment, this method is applicable when any differential film removal is observed on a semiconductor structure, and will decrease the rate of removal of any film that is preferably removed with respect to other films.

15

20

25

## **EXAMPLE**

200 mm wafers with various surface films were polished on a IPEC/WESTECH 372U. An IC1000 polishing pad was used with an aqueous based slurry formulation comprising: water, a submicron abrasive, an oxidizing agent, and a surfactant or compound which acts to suppress the rate of removal of the dielectric insulating layer. Potassium hydroxide is used to adjust the pH to about 2 to 3. Polishing conditions were as follows: 5 psi downforce, 40 rpm carrier rotation, 1 psi backpressure, 150 ml/min slurry flowrate. The removal rates on various sheet wafers

(average of three wafers) is shown in Table 1 along with the resulting selectivities.

Table 1

5

15

20

ĺ	Cu RR	Ta RR	SiO <sub>2</sub> RR	Cu:Ta	Cu:SiO <sub>2</sub>
	2757	70	16	39:1	172:1

Cu patterned wafers from SEMATECH (Austin, Texas) were polished on the machine and under the conditions as mentioned above. The Cu patterned wafers contain 8000 A deep features of various widths and configurations. A 500 A layer of Ta functions as a barrier layer between the Cu and underlying SiO<sub>2</sub> dielectric layer. Four different wafers were polished. Each wafer was polished with either an OXP3000 pad or an IC1000 pad (both manufactured by Rodel, Inc., Newark, DE). The pads used for sample 1 and 4 were used without any pre-conditioning (i.e., roughening of the surface using a diamond wheel for abrasion). For sample 2, the pad was conditioned with water and a diamond conditioning wheel for 10 minutes (20 pre-sweeps, 2 sweeps/min, platen speed = 75 rpm, 7 psi downforce). For sample 3, the pad was conditioned with water and a diamond conditioning wheel for 20 minutes (20 pre-sweeps, 2 sweeps/min, platen speed = 75 rpm, 7psi downforce). Polishing conditions were as follows: 5 psi downforce, 40 rpm carrier rotation, 1 psi backpressure, 150 ml/min slurry flowrate.

11 TABLE 2

Sample	Figure	Pad	Preconditioned?
1	1	OXP3000	No
2	2	IC1000	Yes
3	3	OXP3000	Yes
4	4	IC1000	No

The dishing/recess on two features (a 12 micron line and a 115x115 micron bond pad) were monitored at the center and edge of the wafer (four features total) at 30-45 second polishing intervals. Dishing/recess of the wafers was measured using a Tencor P-1 profilometer. The profilometer settings for the 115 micron pad were as follows: scan length = 0.3 mm, scanning speed = 0.01 mm/sec, stylus force = 15 milligrams, and stylus radius = 1.5 microns. The profilometer settings for the 12 micron line were as follows: scan length = 0.05 mm, scanning speed = 0.005 mm/sec, stylus force = 15 milligrams, and stylus radius = 1.5 microns. The data generated from the four trials described in Table 2 from the 12 micron feature at the wafer center are presented in Figures 1-4.

10

15

20

Initially, due to the underlying damascene structures (i.e., trenches, pads, and lines), the surface is non-planar, and 5000-6500 A of dishing (also referred to as step height) is present. As polishing proceeds, the structures are gradually planarized, and after a certain polishing time, no dishing is observed. For a certain amount of time, no dishing is present as the final layers of Cu overburden are removed. When the Ta barrier layer is reached, due to the higher removal rate of Cu film vs. Ta, dishing of the

Cu features begins to increase. As the wafer is overpolished, the dishing increases at a different rate for each of the trials, as is shown in Table 3.

TABLE 3

Sample	Figure	Dishing Rate -	Dishing Rate -
		12 micron feature	115 micron feature
		(A/second)	(A/second)
1	1	9.2	11.4
2	2	30.6	31.8
3	3	17.0	19.5
4	4	22.6	24.9

5

Post measurement of the four polishing pads with a Tencor P-1 profilometer after completion of the test was also conducted. Average roughness (Ra) and root-mean square roughness (Rq) were measured. The roughness values for each pad are given in Table 4.

10

TABLE 4

Sample	Figure	Average roughness (microns)	Root-mean square roughness (microns)
1	1	0.242	0.358
2	2	5.29	6.37
. 3	3	1.34	1.75
4	4	3.12	4.07

Based on the results shown above, the rate of dishing/recess after clearing the Cu from the wafer increases as the roughness of the pad

increases (See Figure 5). Therefore, to improve (i.e., increase) the process overpolish window, a pad with low roughness is desired.

Metal layers for which the process and slurries of this invention might be useful include, but are not limited to, tungsten, aluminum, copper, platinum, palladium, gold, iridium and any combination or alloy thereof.

Barrier layers for which the process and slurries of this invention might be useful include, but are not limited to, tantalum, tantalum nitride, titanium, titanium nitride, and any combinations thereof.

Insulating or dielectric layers for which the process and slurries of this invention might be useful include, but are not limited to, PSG, BPSG, TEOS, SiO<sub>2</sub>, and any low-K polymeric material.

15

Depending on the chemicals used, the slurries of this invention may have a pH anywhere in the acidic, neutral, or alkaline range.

While specific embodiments of this invention have been shown above, the scope of this invention is defined by the claims which follow.

#### **CLAIMS**

1. A method for the chemical-mechanical polishing of a semiconductor substrate, which comprises,

contacting said substrate, which is comprised of at least two different materials, one of which is preferentially removed with respect to the other,

with a polishing pad comprising a planarizing surface having an average roughness less than 6 microns, and a root-mean square roughness less than 7 microns, and

effecting movement of said substrate and said planarizing surface relative to each other in the presence of a polishing composition that facilitates the removal of one of the materials at a faster rate than the other material.

- 2. The method of claim 1 wherein said polishing pad comprises a planarizing surface having an average roughness less than 4 microns, and a root-mean square roughness less than 5 microns.
- 20

15

3. The method of claim 1 wherein said polishing pad comprises a planarizing surface having an average roughness less than 2 microns, and a root-mean square roughness less than 2 microns.

- 4. The method of claim 1 wherein said polishing pad comprises a planarizing surface having an average roughness less than 1 micron, and a root-mean square roughness less than 1 micron.
- 5. The method of claim 1 wherein the substrate material that is removed at said faster rate is a conducting material and the other is a barrier material.
- 6. The method of claim 1 wherein the substrate material that is removed at said faster rate is a conducting material and the other is a dielectric material.
  - 7. The method of claim 1 wherein the substrate material that is removed at said faster rate is a conducting material and the other material comprises both a barrier material and a dielectric material.
  - 8. The method of claim 5 wherein said conducting material is from the group consisting of tungsten, aluminum, copper, platinum, palladium, gold, iridium and any combination or alloy thereof.

15

5

9. The method of claim 6 wherein said conducting material is from the group consisting of tungsten, aluminum, copper, platinum, palladium, gold, iridium and any combination or alloy thereof.


- 10. The method of claim 7 wherein said conducting material is from the group consisting of tungsten, aluminum, copper, platinum, palladium, gold, iridium and any combination or alloy thereof.
- 11. The method of claim 5 wherein said barrier material is from the group consisting of tantalum, tantalum nitride, titanium, titanium nitride, and any combinations thereof.
- 12. The method of claim 7 wherein said barrier material is from the group consisting of tantalum, tantalum nitride, titanium, titanium nitride, and any combinations thereof.
  - 13. The method of claim 6 wherein said dielectric material is from the group consisting of PSG, BPSG, TEOS, SiO<sub>2</sub>, and any low-K polymeric material.
  - 14. The method of claim 7 wherein said dielectric material is from the group consisting of PSG, BPSG, TEOS, SiO<sub>2</sub>, and any low-K polymeric material.

20


15

15. A polishing pad useful in chemical-mechanical polishing comprising a planarizing surface having an average roughness less than 6 microns, and a root-mean square roughness less than 7 microns.


- 16. A polishing pad according to claim 15 wherein said planarizing surface has an average roughness less than 4 microns, and a root-mean square roughness less than 5 microns.
- 17. A polishing pad according to claim 15 wherein said planarizing surface has an average roughness less than 2 microns, and a root-mean square roughness less than 2 microns.
- 18. A polishing pad according to claim 15 wherein said planarizing surface has an average roughness less than 1 micron, and a root-mean square roughness less than 1 micron.




SUBSTITUTE SHEET (RULE 26)




SUBSTITUTE SHEET (RULE 26)



SUBSTITUTE SHEET (RULE 26)



SUBSTITUTE SHEET (RULE 26)



SUBSTITUTE SHEET (RULE 26)

## INTERNATIONAL SEARCH REPORT

International application No. PCT/US99/27225

IPC(7)	SSIFICATION OF SUBJECT MATTER :H01L 21/00, 21/461, 21/4763; B24B 1/00, 7/24, 7/6 :Please See Extra Sheet.	00	-
	o International Patent Classification (IPC) or to both	national classification and IPC	
B. FIEL	DS SEARCHED		
Minimum d	ocumentation searched (classification system followed	by classification symbols)	
U.S. :	438/692, 645; 437/225; 451/41, 57, 59, 921; 216/88	, 89; 156/636.1, 345	
Documentat	tion searched other than minimum documentation to the	e extent that such documents are included	in the fields searched
Electronic d	data base consulted during the international search (na	me of data base and, where practicable,	search terms used)
		*	
C. DOC	UMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where ap	propriate, of the relevant passages	Relevant to claim No.
Y, P	US 5,932,486 A (COOK ET AL.) 03 65 bridging to col. 5, line 5.	August 1999, See col. 4, line	15-18
Y	US 5,096,854 A (SAITO ET AL.) 1' 65 bridging to col. 3, line 30.	7 May 1992, See col. 2, line	15-18
A, P	US 5,985,755 A (BAJAJ ET AL.) 16 lines 25-30.	November 1999, See col. 4,	1-18
A, P	25 5,916,011 A (KIM ET AL.) 29 June		1-18
A, P	us 5,913,712 A (MOLINAR) 22 June 19	999.	1-14
A	15,676,587 A (LANDERS ET AL.) 14 11.	October 1997, col. 4, lines 5-	1-14
X Furth	ner documents are listed in the continuation of Box C	See patent family annex.	
"A" do	ecial categories of cited documents: cument defining the general state of the art which is not considered be of particular relevance	"T" later document published after the inte date and not in conflict with the applica principle or theory underlying the inv	ition but cited to understand the
"E" car	riter document published on or after the international filing date current which may throw doubts on priority claim(s) or which is	"X" document of particular relevance; the considered novel or cannot be consider when the document is taken alone	
"O" do	ed to establish the publication date of another citation or other ceial reason (as specified)  and the control of the control	"Y" document of particular relevance; the considered to involve an inventive combined with one or more other such	step when the document is a documents, such combination
"P" do	cans  current published prior to the international filing date but later than priority date claimed	being obvious to a person skilled in the "&" document member of the same patent	
	actual completion of the international search	Date of mailing of the international sea 18 APR 2000	rch report
Name and n Commissio Box PCT	nailing address of the ISA/US ner of Patents and Trademarks	Authorized officer  DAVE SCHERBEL	Sheila Venery
•	n, D.C. 20231 Io. (703) 305-3230	Telephone No. (703) 308-1272 <b>7</b>	xarwegal Specialist echnology Contac 270

# INTERNATIONAL SEARCH REPORT

International application No. PCT/US99/27225

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No
<b>A</b>	3,628,862 A (YU ET AL.) 13 May 1997, See col. 5, line 65 bridging to col. 6, line13.	1-14
·		
÷		
	*	

## INTERNATIONAL SEARCH REPORT

International application No. PCT/US99/27225

A. CLASSIFICATION OF SUBJECT MATTER: US CL :

438/692, 645; 437/225; 451/41, 57, 59, 921; 216/88, 89; 156/636.1, 345

Form PCT/ISA/210 (extra sheet) (July 1998)★

4.						•
						h.
	*					7
						•
•						
·	1. T		•			
4	, <del>'</del>					
				. 8		
. *				,		
						- 0
	v.1.		•		*	
				<u>.</u>		
4				ý.		
**************************************						14
a d						
, i	•					
3) 930 - 11 *				•		
6	y.	- 3				
				÷ 3		•
				4		
			•			(4)
the second						
				*		
					4	
ν)		A 200				
					6	
			<u>.</u> **	,		
		•				
			9			<u>(.</u>
			149			÷
		4				
		4				
4) 		4				
		4				
		4				